累加器

出自維基百科,自由嘅百科全書
跳去導覽 跳去搵嘢

累加器英文accumulator)係 CPU 入面嘅一種寄存器,用嚟暫時儲住啲計(做算術或者邏輯運算)緊嘅數據;冇咗累加器,部機就要將每吓計算嘅結果寫落啲主記憶體度,跟住又由啲主記憶體度攞返啲數據嚟再計過[1]

[編輯]

  1. Goldstine, Herman H., and von Neumann, John, "Planning and Coding of the Problems for an Electronic Computing Instrument", Rep. 1947, Institute for Advanced Study, Princeton. Reprinted on pp. 92-119 in Bell, C. Gordon and Newell, Allen (1971), Computer Structures: Readings and Examples, McGraw-Hill Book Company, New York.