↑Vishkin, U. (1983). Implementation of simultaneous memory address access in models that forbid it. Journal of algorithms, 4(1), 45-50.
↑Naguboina, G. C., & Anusudha, K. (2017, March). Design and implementation of programmable read only memory using reversible decoder on FPGA. In 2017 Fourth International Conference on Signal Processing, Communication and Networking (ICSCN) (pp. 1-6). IEEE.
↑Zhong, Liang; Zheng, Xueqian; Liu, Yong; Wang, Mengting; Cao, Yang (February 2020). "Cache hit ratio maximization in device-to-device communications overlaying cellular networks". China Communications. 17 (2): 232-238.